PTO/SB/30 (11-04)
Approved for use through 07/31/2007. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwoo	k Reduction Act of 1995, no persons are re-	quired to respon	d to a collection of i	ntormation unless	t contains a valid OMB control number.	
~`	PETITION FEE		Application Nu	ımber	10/765,109	
1 2005 Ender	r 37 CFR 1.17(f), (g) & (h)	Į	Filing Date		January 28, 2004	
	e subject to annual revision)		First Named In	nventor	Norio HIRAKO	
Sector e grapheted form	to: Commissioner for Patents	er for Patents	Art Unit		2188	
P.O. Box 1450, Alexa	ndria, VA 22313-1450		Examiner Nan	пе	M. Padmanabhan	
			Attorney Dock	et Number	500.43446X00	
Enclosed is a petition	n filed under 37 CFR 1.102(d) tha	at requires a	processing fe	e (37 CFR 1.1	7(f), (g), or (h)). Payment of	
\$ 130.00 is enclosed. This form should be included with the above-mentioned petition and faxed or mailed to the Office using the appropriate Mail Stop (e.g., Mail Stop Petition), if applicable. For transmittal of processing fees under 37 CFR 1.17(i), see form PTO/SB/17i.						
Payment of Fees (small entity amounts are NOT available for the petition (fees)						
The Commissioner is hereby authorized to charge the following fees to Deposit Account No. 50-1417:						
petition fee under 37 CFR 1.17(f), (g) or (h) any deficiency of fees and credit of any overpayments Enclose a duplicative copy of this form for fee processing.						
Check in the amo	unt of \$ is enclo	sed.				
Payment by credit card (From PTO-2038 or equivalent enclosed). Do not provide credit card information on this form.						
Petition Fees under	37 CFR 1.17(f): Fee \$	400	Fee Code 1	462		
For petitions filed under	:					
§ 1.53(e) - to accord a 1 § 1.57(a) - to according	illing date.					
§ 1.182 – for decision of	n a question not specifically provided to	for.				
S 1 100 to guarant the rules						
§ 1.183 – to suspend the foles. § 1.378(e) for reconsideration of decision on petition refusing to accept delayed payment of maintenance fee in an expired patent. § 1.741(b) – to accord a filing date to an application under §1.740 for extension of a patent term.						
Petition Fees under 37 CFR 1.17(g): Fee \$200 Fee code 1463						
For petitions filed under	r:					
§1.12 - for access to ar	n assignment record.					
§1.14 - for access to ar	n application. or than all the inventors or a person no	t the inventor.				
§1.47 - for filling by other than all the inventors or a person not the inventor. §1.59 - for expungement of information.						
List 400/a) to guestion in an application						
§1.136(b) - for review of a request for extension of time when the provisions of section 1.136(a) are not available.						
§1.295 - for review of refusal to publish a statutory invention registration. §1.296 - to withdraw a request for publication of a statutory invention registration filed on or after the date the notice of intent to publish						
issued. §1.377 – for review of decision refusing to accept and record payment of a maintenance fee filed prior to expiration of a patent.						
1 st EEO/a) - for natent owner requests for extension of time in ex parte reexamination proceedings.						
81 956 – for patent owner requests for extension of time in <u>inter partes</u> reexamination proceedings.						
§ 5.12 – for expedited handling of a foreign filing license. § 5.15 – for changing the scope of a license.						
§ 5.25 – for retroactive license.						
Petition Fees under 37 CFR 1.17(h): Fee \$130 Fee Code 1464						
For petitions filed under: §1.19(g) – to request documents in a form other than that provided in this part.						
\$1.84 – for accepting color drawings or photographs.						
§1.91 – for entry of a model or exhibit. §1.102(d) – to make an application special.						
S1.138(c) – to expressly abandon an application to avoid publication.						
\$1,313 – to withdraw an application from issue.						
§1.314 – to defer issuance of a patent.						
Name (Print/Type)	Frederick D. Bailey		Registration No	o. (Attorney/Agent)	42,282	
	(xn)		Date	June 22, 200		
Signature			l l	the public which is	to file (and by the USPTO to process) an	

Docket No.: 500.43446X00

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

Norio HIRAKO

Serial No.:

10/765,109

Filed:

January 28, 2004

For:

STORAGE DEVICE CONTROL APPARATUS AND A

METHOD OF CONTROLLING THE SAME

Group:

2188

Examiner:

M. Padmanabhan

PETITION TO MAKE SPECIAL UNDER 37 CFR §1.102(MPEP §708.02)

June 22, 2005

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Applicants hereby petition the Commissioner to make the above-identified application special in accordance with 37 CFR §1.102(d). Pursuant to MPEP §708.02(VIII), Applicants state the following.

(A) This Petition is accompanied by the fee set forth in 37 CFR §1.17(h).

The Commissioner is hereby authorized to charge any additional payment due, or to credit any overpayment, to Deposit Account No. 50-1417.

(B) All claims are directed to a single invention.

If the Office determines that all claims are not directed to a single invention, Applicant will make an election without traverse as a prerequisite to the grant of special status.

06/23/2005 SSITHIB1 00000020 10765109

01 FC:1464

130.00 OP

(C) A pre-examination search has been conducted.

The search was directed to the invention set forth in claims 1-20. The invention is related, at a minimum, to a storage device control apparatus, that includes: a channel controller which receives a data input/output request sent from an information processor to a storage device; a disk controller which controls data input/output operations for the storage device; and a cache memory which stores input/output data communicated between the channel controller and the disk controller, wherein the channel controller comprises: a communication interface unit which communicates with the information processor; a data transfer unit connected via a first bus to the communication interface unit for transferring the input/output data communicated between the communication interface unit and the cache memory and; a processor connected via a second bus to the data transfer unit for controlling the data transfer unit; the communication interface unit transmits a read command to the data transfer unit, the read command indicating the processor to read data; the data transfer unit sends, when the first bus conforms to a first communication protocol, a split response to the communication interface unit and sends the read command to the processor, the split response indicating the readout data corresponding to the read command is transmitted later; the data transfer unit does not send, when the first bus conforms to a second communication protocol, the split response to the communication interface unit and sends the read command to the processor; the processor receives the read command, transmits the split response to the data transfer unit, and sends the readout data corresponding to the read command to

the data transfer unit; and the data transfer unit receives the readout and sends the readout data to the communication interface unit.

The search of the above features was conducted in the following areas: class 707, subclasses 200 and 204, class 709, subclass 203 and 213, class 710, subclasses 33, 105, 306, 313 and 315, class 711, subclass 114 and class 714, subclass 42.

Additionally, a computer database search was conducted on the USPTO system EAST.

(D) The following is a list of the references deemed most closely related to the subject matter encompassed by the claims:

<u>Inventors</u>

Kondo et al.

U.S. Patent Number

6,219,738

U.S. Patent Publication No.	Inventor(s)
2003/0065841	Pecone
2004/0019713	Bissessur et al.
2004/0205294	Nakayama et al.
2004/0215878	Takata et al.
2005/0050401	Matsuki et al.

A copy of each of these references (as well as other references uncovered during the search) is enclosed in an accompanying IDS.

(E) It is submitted that the present invention is patentable over the references for the following reasons.

It is submitted that the cited references, whether considered alone or in combination, fail to disclose or suggest the invention as claimed. In particular, the cited references, at a minimum, fail to disclose or suggest in combination with the other limitations recited in the claims:

a first feature of the present invention as recited in independent claim 1 wherein the channel controller comprises: a communication interface unit which communicates with the information processor; a data transfer unit connected via a first bus to the communication interface unit for transferring the input/output data communicated between the communication interface unit and the cache memory; and a processor connected via a second bus to the data transfer unit for controlling the data transfer unit; the communication interface unit transmits a read command to the data transfer unit, the read command indicating the processor to read data; and wherein the storage device control apparatus, the data transfer unit does not send, when the first bus conforms to a second communication protocol, the split response to the communication interface unit and sends the read command to the processor; the processor receives the read command, transmits the split response to the data transfer unit, and sends the readout data corresponding to the read command to the data transfer unit; and

the data transfer unit receives the readout data and sends the readout data to the communication interface unit; and

a second feature of the present invention as recited in independent claim 13 wherein the channel controller comprises: a communication interface unit for communicating with the information processor; a data transfer unit connected via a first bus to the communication interface unit for transferring the input/output data communicated between the communication interface unit and the cache memory; and a processor connected via a second bus to the data transfer unit for controlling the data transfer unit, the control method comprising steps of: not sending by the data transfer unit, when the first bus conforms to a second communication protocol, the split response to the communication interface unit and sending the read command to the processor; receiving by the processor the read command, transmits the split response to the data transfer unit, and sending the readout data corresponding to the read command to the data transfer unit; and receiving by the data transfer unit the readout data and sending the readout data to the communication interface unit.

To the extent applicable to the present Petition, Applicants submit that although the distinguishing feature(s) may represent a substantial portion of the claimed invention, the claimed invention including said feature(s) and their inter-operation provides a novel storage system and system and method related to or implemented in or by said storage system not taught or suggested by any of the references of record.

The references considered most closely related to the claimed invention are briefly discussed below:

U.S. Patent No. 6,219,738 (Kondo et al.) discloses an information processing system which has a bus adapter connected (via processor bus) to processors P1, P2, P3 and main memory 306. A bus adapter 405 initiating a split read access respectively of processors P1, P2 and P3. When a source module initiates a split read access to another module, the source module sends an address of the access destination module and an identifier of the source module. When sending a response to the source module, the destination module returns response data and the identifier of the source module (See e.g., column 1, lines 39-65; column 3, lines 57-66; column 5, lines 11-29; column 7, lines 28-32; Figures 2-9.) However, unlike the present invention, Kondo et al. do not disclose a disk controller which controls data input/output operations for the storage device; a cache memory which stores input/output data communicated between the channel controller and the disk controller, wherein the channel controller comprises: a communication interface unit which communicates with the information processor; a data transfer unit connected via a first bus to the communication interface unit for transferring the input/output data communicated between the communication interface unit and the cache memory and; a processor connected via a second bus to the data transfer unit for controlling the data transfer unit; the communication interface unit transmits a read command to the data transfer unit, the read command indicating the processor to read data. Furthermore, Kondo et al. do not disclose the data transfer unit does not send,

when the first bus conforms to a second communication protocol, the split response to the communication interface unit and sends the read command to the processor; the processor receives the read command, transmits the split response to the data transfer unit, and sends the readout data corresponding to the read command to the data transfer unit; and the data transfer unit receives the readout and sends the readout data to the communication interface unit.

More particularly, Kondo et al. do not disclose or suggest the above described first feature of the present invention as recited in independent claim 1, and the above described second feature of the present invention as recited in independent claim 13, in combination with the other limitations recited in each of the independent claims.

U.S. Patent Publication No. 2003/0065841 (Pecone) discloses a network storage controller for transferring data between a host computer 14 and a storage device (RAID) 22. At least one channel interface module 42 which is adapted to be connected to the host computer 14 and storage device 22. With a split transaction as supported in PCIX, the device requests the data sends a signal to a target. (See, e.g., Abstract and paragraph 35; Figures 1-4.) However, unlike the present invention, Pecone does not disclose that the data transfer unit sends, when the first bus conforms to a first communication protocol, a split response to the communication interface unit and sends the read command to the processor, the split response indicating the readout data corresponding to the read command is transmitted later; and the data transfer unit does not send, when the first bus conforms to a second communication protocol, the split

response to the communication interface unit and sends the read command to the processor. Furthermore, Pecone does not disclose the processor receives the read command, transmits the split response to the data transfer unit, and sends the readout data corresponding to the read command to the data transfer unit; and the data transfer unit receives the readout and sends the readout data to the communication interface unit. More particularly, Pecone does not disclose or suggest the above described first feature of the present invention as recited in independent claim 1, and the above described second feature of the present invention as recited in independent claim 13, in combination with the other limitations recited in each of the independent claims.

U.S. Patent Publication No. 2004/0019713 (Bissessur et al.) discloses a disk controller 554 for controlling disk 560a-560n. The Disk Controller 554 connected to a Bridge 554 and an I/O processor 570 (via bus 572). The Bridge 574 also connected to an External Bus Master 552. The Bridge 574 (with PCI and PCI-X embodiments) may forward read request such as split read requests, out of order with respect to the order in which the requests were made by the original initiator (external bus master 552). If the disk controller 554 responds to a read request received out of the sequential order in which the requests were issued, then the disk controller 554 may return data out of order. The read requests may comprise read requests such as split read requests (sent from the external bus master DMA 556 when processing a descriptor table. (See e.g., Abstract; Paragraphs 40, 42-45, and 53; Figures 2, 6, 10-11, and 13-14). However, unlike the present invention, Bissessur et al. do not disclose a disk

controller which controls data input/output operations for the storage device; a cache memory which stores input/output data communicated between the channel controller and the disk controller, wherein the channel controller comprises: a communication interface unit which communicates with the information processor; a data transfer unit connected via a first bus to the communication interface unit for transferring the input/output data communicated between the communication interface unit and the cache memory and; a processor connected via a second bus to the data transfer unit for controlling the data transfer unit; the communication interface unit transmits a read command to the data transfer unit, the read command indicating the processor to read data. Furthermore, Bissessur et al. do not disclose the data transfer unit does not send, when the first bus conforms to a second communication protocol, the split response to the communication interface unit and sends the read command to the processor; the processor receives the read command, transmits the split response to the data transfer unit, and sends the readout data corresponding to the read command to the data transfer unit; and the data transfer unit receives the readout and sends the readout data to the communication interface unit. More particularly, Bissessur et al. do not disclose or suggest the above described first feature of the present invention as recited in independent claim 1, and the above described second feature of the present invention as recited in independent claim 13, in combination with the other limitations recited in each of the independent claims.

U.S. Patent Publication No. 2004/0215878 (Takata et al.) discloses a storage device control that includes a channel controller 110 which receives a data input/output request send from information processor 200 to a storage device 300 (see figure 1). A disk controller 140 which controls data input/output operations for the storage device 300. A cache memory 130 which stores input/output data communicated between the channel controller 110 and the disk controller 140. The channel controller 110 comprises a communication interface 111 to communicate with the information processor 200. An input-output controller 114 connected via a first bus to the communication interface unit 111 and cache memory 130. A processor CPU 112 connected via a second bus to the input-output controller 114 for controlling the input-output controller 114. The channel controller 110 accepts block access requests from the information processor 200 according to multiple protocols such as UNIX (NFS 711), Windows (Samba 712), FICON, ESCON, ACONARC or FIBARC protocol. The memory 113 (of channel controller 110) stores a NAS manager 706. The NAS manager 706 which has received a notice (S1913) sends the disk controller 140 a command to instruct to shift to the "split instructions" for a pair of the to-becopied LU and the to-be-copied-into LU for which a change into the "split state" is specified (S1914, S2214). (See, e.g., Abstract and paragraphs 53, 57, 61, 69, 93, 95, 99, 101-102, 108, 111-112, 126-127, 141-143, 151, and 154; Figures 1, 7-8, 10-11, 18-19, 22, and 25.) However, unlike the present invention, Takata et al. do not disclose "a data transfer unit does not send, when the first bus conforms to a second communication protocol, the split response to the

communication interface unit and sends the read command to the processor".

Note: *US 20040205294 to Nakayama et al. is similar. More particularly, Takata et al. do not disclose or suggest the above described first feature of the present invention as recited in independent claim 1, and the above described second feature of the present invention as recited in independent claim 13, in combination with the other limitations recited in each of the independent claims.

U.S. Patent Publication No. 2005/0050401 (Matsuki et al.) discloses a disk array system that includes a channel control unit 110 which receives a data input/output request send from information processor 200 to a storage device 300 (see figure 1). A disk control unit 140 controls data input/output operations for the storage device 300. A cache memory 130 which stores input/output data communicated between the channel control unit 110 and the disk control unit 140. The channel control unit 110 comprises a communication interface 111 to communicate with the information processor 200. An input-output control block 114 connected via a first bus to the communication interface block 111 and cache memory 130 (figure 7). A processor CPU 112 connected via a second bus to the input-output control block 114 for controlling the input-output control block 114. The disk control units 140 read data from the storage device 300 under a control of the channel control unit 110. The channel control unit 110 accepts block access requests from the information processor 200 according to multiple protocols such as FICON, ESCON, ACONARC or FIBARC protocol. The channel control unit 110 reads data, which the information processing unit 200 has requested with the Read command, from the cache memory 130. (See, e.g., Abstract, paragraphs 49, 51, 68, 70, 72-73, 98, 101-103, 106, and 113; and Figures 7, 11, 14-16, 22, 24, and 26.) However, unlike the present invention, Matsuki et al. do not disclose that the data transfer unit sends, when the first bus conforms to a first communication protocol, a split response to the communication interface unit and sends the read command to the processor, the split response indicating the readout data corresponding to the read command is transmitted later; and the data transfer unit does not send, when the first bus conforms to a second communication protocol, the split response to the communication interface unit and sends the read command to the processor. Furthermore, Matsuki et al. do not disclose that the processor receives the read command, transmits the split response to the data transfer unit, and sends the readout data corresponding to the read command to the data transfer unit; and the data transfer unit receives the readout and sends the readout data to the communication interface unit. More particularly, Matsuki et al. do not disclose or suggest the above described first feature of the present invention as recited in independent claim 1, and the above described second feature of the present invention as recited in independent claim 13, in combination with the other limitations recited in each of the independent claims.

Therefore, since the references fail to disclose or suggest the above described first feature of the present invention as recited in independent claim 1, and the above described second feature of the present invention as recited in independent claim 13, in combination with the other limitations recited in each of

the independent claims, it is submitted that all of the claims are patentable over the cited references.

CONCLUSION

Applicant has conducted what it believes to be a reasonable search, but makes no representation that "better" or more relevant prior art does not exist. The Patent Office is urged to conduct its own complete search of the prior art, and to thoroughly examine this application in view of the prior art cited herein and any other prior art that the Patent Office may locate in its own independent search. Further, while Applicant has identified in good faith certain portions of each of the references listed herein in order to provide the requisite detailed discussion of how the claimed subject matter is patentable over the references, the Patent Office should not limit its review to the identified portions but rather, is urged to review and consider the entirety of each reference, and not to rely solely on the identified portions when examining this application.

In view of the foregoing, Applicant requests that this Petition to Make Special be granted and that the application undergo the accelerated examination procedure set forth in MPEP 708.02 VIII.

Respectfully submitted,

MATTINGLY, STANGER, MALUR & BRUNDIDGE, P.C.

Frederick D. Bailey

Registration No. 42,282

FDB/sdb (703) 684-1120